# DDCC CLASS NOTES

feedback/corrections: vibha@pesu.pes.edu



# FINITE STATE MACHINES

### continuation

- · Mathematical foundation for sequential logic circuits
- · consists of two blocks CL and state block



- Any sequential logic circuit (from a counter to a complex microprocessor) can be represented as an FSM
- · Fundamental concept in CSE
- · In AFLL, nodes and edges, but to implement, this
- · This diagram lacks input & output
- · Two types Mealy type and Moore type FSMs

### Question 1

A shail crawls down a paper tape with 1's and 0's. The shail smites whenever the last 2 digits it has crawled over are 01. Design Moore and Mealy machines.

Moore



State Transition Table

current state	Input	Next State	output	
So	Ö	S,	0	
So		So	0	0/P
S,	D	St	0	depends
S <sub>1</sub>		S <sub>2</sub>	0	only on
S.	0	S	1	current
S	1	2	J	- state

# Binary Encoding Method

```
s_0 - o_0 ; states, do not

s_1 - o_1 ; confuse with

s_2 - 10 ; flip flop names
```

current	state	Input	Next State	output
00		ò	01	0
00		1	00	D
10		b	01	0
10			10	0
(0		0	01	l
0)		1	00	J







So'



y

© vibha's notes 2020





current s	tate Input	Next State	output
0	O	1	0
0		0	0
1	Ö	1	σ
t	1	0	j j

S	r	22	8
0	0	1	0
0		0	0
I	0	1	σ
t		0	ſ

# s' = Sī + sī z ī

y = src

# ONE HOT ENCODING

- Same number of flip flops as states
  Binary encoding: log\_ (States) flip flops

### Question 2

Implement the lift problem (Moore & Mealy) with one hot encoding

### Moore





state	Encoding
fo	0001
for	0010
f,	0100
f <sub>io</sub>	1000

# Output Encoding Tables

on-ground

Meaning	Encoding
Lift on ground floor	1
Lift anywhere else	0

• on-first

Meaning	Encoding
Lift on first floor	1
Lift anywhere else	0

lift\_up

Meaning	Encoding
Lift going from ground to first floor	1
Lift anywhere else	0

### · lift-down

wearing	Encouing
Lift going from first to ground floor	1
Lift anywhere else	0

### State Transition Table

C	urren	t Stat	е	Inpu	Inputs		Next State			
<b>S</b> 3	<b>s</b> 2	<b>s</b> 1	<b>S</b> 0	switch_up	on_floor	<b>s</b> '3	<b>s</b> <sub>2</sub> '	$s_1'$	<i>s</i> <sub>0</sub> '	
0	0	0	1	0	0	0	0	0	(1)	
0	0	0	1	0	1	0	0	0	1	
0	0	0	1	1	0	0	0		0	
0	0	0	1	1	1	0	0	1	0	
0	0	1	0	0	0	0	0	(1)	0	
0	0	1	0	0	1	0	1	0	0	
0	0	1	0	1	0	0	0	1	0	
0	0	1	0	1	1	0	(1)	0	0	
0	1	0	0	0	0	1	0	0	0	
0	1	0	0	0	1	1	0	0	0	
0	1	0	0	1	0	0	1	0	0	
0	1	0	0	1	1	0	(1)	0	0	
1	0	0	0	0	0	(1)	0	0	0	
1	0	0	0	0	1	0	0	0		
1	0	0	0	1	0	(1)	0	0	0	
1	0	0	0	1	1	0	0	0	(1)	

- Not using k-maps (6 inputs)
  We have only learnt 4 variable k-maps
  Can be minimised using Boolean identifies



53525150	switch-up	on-floor	+
53 52 51 50	switch up	on-floor +	

Sz Sz Si So Switch-up + on-floor + Sz Sz Si So Switch-up + on-floor +

(Boolean identities)

### = $\overline{s_3} s_2 \overline{s_1} \overline{s_0}$ switch-up + $s_3 \overline{s_2} \overline{s_1} \overline{s_0}$ on-floor

We know through one-hot encoding that at any given time, only one of the 4 inputs is high (1)

= s2 switch-up + s3 on-floor -> much simpler than Binary encoding

s' = s, on-floor + s2 switch-up

Sz = So switch-up + s, On-floor

Sq = so switch-up + so on-floor

# Output Table

©

State				C	Jutputs					
	<i>S</i> 3	<i>s</i> <sub>2</sub>	<i>s</i> <sub>1</sub>	<i>s</i> <sub>0</sub>	on_groun	od on_fi	rst lif	t_up	lift_do	wn
	0	0	0	1	1	0		0	0	
	0	0	1	0	0	0		1	0	
	0	1	0	0	0	8	1	0	20	)
	1	0	0	0	0	2	0	0	2	1
	on-	arour	nd =	<u>0</u> 2						
		J		_						
	on -	ficet	- =	Sn						
				4						
	lift.	-up ·	12 =							
		T								
	lift.	dowr	1 = S2							
Lo	gic (	inoni	ł							
	0								ちとう	
		1		-						
				4					с о . Я	pur
	A				H			1361		up grot
6	53	6	36	2	√ <u></u> , ≨	d clk	d Clk	E P		on
ę	╷╻				┍┥┥╴╴╴╴	53 - 52 5	-> 31	50	11	1 I
		_								
	L									
on_fl	oor	switc	h_up							
		•								
•	criti	ical 1	path	delay	y for next	· state 10	gic ic	reduc	ed	
ſ	outp	nt la	ógic	simp	litied					
			-							
wibb	a's not	05 2020	2							





### State Encoding Table

State	Encoding	(5,50)
fo	01	
f	10	

# Output Encoding Tables

· on-ground

Meaning	Encoding
Lift on ground floor	1
Lift anywhere else	0

### • on-first

Meaning	Encoding
Lift on first floor	1
Lift anywhere else	0

# lift\_up

Meaning	Encoding
Lift going from ground to first floor	1
Lift anywhere else	0

### · lift-down

Meaning	Encoding
Lift going from first to ground floor	1
Lift anywhere else	0

### State Transition Table + Output

Curren	tstate	I	nput	Next	state		0	utput	
S,	So	on-floor	switch - up	S,	S.	on-ground	on-first	lift_up	lift_down
0	1	0	0	0		D	0	0	5
ο	1	о	1	ο	,	U	0	σ	t
0	t	1	0	0	1	ι	0	0	0
ο	I		1	ι	0	0	0	1	0
1	0	0	0	ι	o	0	0	١	ο
(	0	σ	(	1	0	0	0	1	0
I	Ο	1	0	0		0	0	0	ι
	0	ι		ι	0	o	1	0	0

### outputs

### One Hot Encoding Method

- no. of bits = no. of states
- $S_0 \rightarrow OO1$  at any  $S_1 \rightarrow O1O$  given time,

  - $S_2 \rightarrow 100 1$  bit is hot

### Question 3

A snail crawls down a paper tape with I's and O's. The snail smills whenever the last 2 digits it has crawled over are of Design Moore and Mealy machines. Use one hot encoding.

### Moore







$$s_{1}^{2} = \overline{s}_{1} \overline{s}_{0} \overline{x} + \overline{s}_{1} \overline{s}_{0} \overline{x}$$

$$= \overline{s}_{0} \overline{x} + \overline{s}_{1} \overline{x}$$

$$s_{0}^{2} = \overline{s}_{1} \overline{s}_{0} x + \overline{s}_{1} \overline{s}_{0} x$$

$$= \overline{s}_{0} \overline{x} + \overline{s}_{1} \overline{x}$$

$$y = \overline{s}_{1} \overline{s}_{0} x$$

$$z = \overline{s}_{1} x$$
Question 4  
Sequence detector  $\rightarrow 111$ 

$$0 [11] 0 [11] 0 [11]$$

$$\frac{1}{1} + \frac{1}{1} + \frac{1}{1}$$
Moore
$$S_{0}/0 = S_{1}/0$$

$$1 = S_{2}/0$$

$$1 = S_{2}/0$$





 $S_{1}^{2} = S_{1}x + S_{0}x$  $S_{1}^{2} = \overline{S}_{1}x + S_{0}x$ 

 $y = s_1 s_0$ 



### Question 5



<sup>©</sup> vibha's notes 2020

# State Encoding Table

State	Encoding
So	00
S	0)
S <sub>2</sub>	(0
S3	1)

### State Transition Table

current	state	Inpu	its	Next	state
S,	62	TA	Tg	s, <sup>2</sup>	٢٥,
0	0	0	×	0	
Ò	0	l	X	0	Ó
Ο		X	×	1	Ο
1	0	X	0	1	(
1	0	×		1	O
l	1	×	X	0	0

# Output Encoding Table

Output	Encoding		
green	00		
yellow	01		
red	Ιċ		

# Output Table

Curren	t state	Outputs			
S,	So	LAI	LAO	LBI	LBO
D	D	0	0	(	ο
0	1	σ	I	l	0
1	0	1	0	D	0
1	1	1	υ	D	1



# REVERSE ENGINEERING

· Given a logic circuit, determine FSM

Question 6

Reverse engineer the following circuit





Next states: S,' & S'

Output : unlock

```
Next State Logic
```

Current State		Inp	out	Next	State
<b>S</b> 1	So	A <sub>1</sub>	Ao	S1'	S <sub>0</sub> '
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	1	0	0
٢1	0 7	0	0	07	ر ٥
1	0	0	1	0	0
1	0	1	0	0	0
L1	οJ	1	1	0	0
1	1	0	0	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	1	0	0

· Next state never reaches 11

We can therefore eliminate the current state 11 rows
Whenever current state is 10, next state is always

Current State		Inp	out	Next	State
S1	So	A1	Ao	S1'	S <sub>0</sub> '
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1		0	
0	1	0	0	0	0
0	1	0	1		0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	x	x	0	0

- $S_1^2 = \overline{S_1} S_0 \overline{A_1} A_0$
- $S_0^2 = \overline{S_1} \overline{S_0} A_1 A_0$
- $unlock = S_1$

state Encoding and Output

state	٤,	So	Output
20	0	0	0
S,	0	Ĭ	0
s',		D	

FSM



# COUNTERS

- · Clock period of 2GHz frequency is 0.5 ns
- · Measure / Keep time based on clock cycles
- · counters are Moore type FSMs having nodes arranged in a circle
- · No inputs required



# INCREMENTER COUNTER

### n-Bit counter

- · From 0 to 2<sup>n</sup>-1
- · Every clock cycle we need to store the current clock value and then increment it every clock cycle.

### Storing n bits

- n d-flip flops with a common clock
  n-bit register







### 4-bit incrementer counter





# DECREMENTOR COUNTER

4-bit decrementer counter



### Applications

- 1. Iterations in logic design (nxn-bit shift-add multiplier requires n iterations)
- 2. Interrupt timers (schedulers in OS)
- 3. Software timeouts (loading webpage)

### Question 7





1. Approach: use a mux to either increment or decrement



© vibha's notes 2020

# 2. Different approach

# combined HA/HS







### State Transition Table

Current	state	Inpu	ts	Next	State	Output		
S, (t)	So(t)	count	inc	SilttD	So(t+1)	Z, '	20	
Ò	0	0	X	0	0	0	D	
O	Ο	(	σ			С	0	
O	0	1	ι	D	Ū	0	0	
0	5	0	¥	Ο		Ð	)	
O	1	1	0	D	O	0	j	
0	)		1	$(\mathbf{i})$	0	σ	j	
1	Ö	0	X	$\widetilde{\mathbb{O}}$	0	1	Ö	
1	Ö	1	O	D	$(\mathbf{\hat{D}})$	1	D	
	0	1	(		Ū	١.	σ	
ι	(	0	×	(1)	Û	ι	)	
(	i	t	0	Ũ	D	1		
(	i		(	0	0	1	I	

Output

 $Z_0 = S_0(t)$  $Z_1 = S_1(t)$ 

Next State



 $S_1(t+1) = count S_1(t) + S_1(t) S_{o}(t) inc + S_1(t) S_{o}(t) inc + S_1(t) S_{o}(t) count inc + S_1(t) S_{o}(t) S_{o}(t)$ 



# $S_{o}(t+1) = = \overline{count} S_{o}(t) + \overline{S_{o}(t)} count$

© vibha's notes 2020



ARBITRARY MODULUS COUNTER

- 0 to k-1 select  $2^{n-1} < k < 2^n$
- · start with an n-bit (modulus 2<sup>n</sup>) incrementing counter
- · ability to detect when the count value has reached k-1 · ability to recet the value to 0 when k-1 is reached

Approach

- D-flip flops with reset
  And gate for k-1
- · some inputs may need to be inverted (minterm)

Question 8

k=5 (0-4,0-4...) counter

Count sequence: 000, 001, 010, 011, 100, 000.

when 929,90 = 100, reset signal



### Settable Flip Flop

- when set =1, value stored is 1
- · else as usuál
- · used in ring counters





Ring Counter

- if reset signal applied, all d flip flops become
   0 and no counting happens.
- · one settable flip flop used with reset signal
- · n-modulo counter



- initial value: 001
- · next clock cycle: 100
- next clock cycle : 010
- · next clock wide: 001

· Also called one-hot counter (just like one-hot encoding)

 Seems less efficient in terms of space, but faster clock speeds attainable

### n-Bit Johnson Counter



- · initial value: 001 1
- next cycle : 000 0
  - 100 4 110 6 111 7 011 3 001 1 000 0

# Demultiplexers



© vibha's notes 2020

### 1:4 Demux



# 1:4 demux using 1:2 demuxes



### 1:n demux

- · no. of outputs =n
- no. of control inputs = [log<sub>2</sub>(n)]
  no. of inputs = 1
- similar to mux where no. of inputs = n, no. of control inputs = [log\_(n)], no. of outputs=1

< ceiling

### Question 9

construct a 1:5 demux using (a) 1:2 demuxes (6) AND, OR and NOT gates





# Memory Arrays

- high-level arrays : name + index (software)
- · 2 operations : read array location, write at location
- implementation in hardware)



### Write

- a[i] = x; C C input = data input = index
- · index: software, addr: hardware (address)
- size of index (software) → 32 bit int (eg)
- size of index (hardware)  $\rightarrow$  8 bit (1 byte)  $\leq 256$  $\rightarrow$  9 bit  $\rightarrow$   $\leq 512$
- generally, for n memory locations, [log, n] bits for address

# Simplest Memory Array

# 8 memory locations, 1 - bit storage

- 8 d-flip flops with enable used to store values at 8 different locations
- · clock inputs are common
- · address: 3 bits





### Memory Port

- set of signals that provide read/write access
  one read/write port: addr, wr, din and dout

# Carry-Lookahead & Prefix Adder

Evaluate performance by estimating area and time requirements

### For 2-input AND) OR/XOR gates

- · Arrea of each AND, OR, XOR gate estimated to be ag
- · Propagation delay of every a-input gate estimated to be tg

### For k-input AND/OR/XOR gates

- · Area = (K-Dag
- Propagation delay = rlog<sub>2</sub> ki tg -> tree design, like MUX

# Ripple Carry Adder Area and Time

- Sum: 1 3-input gate
  Carry: 5 2-input gates

### Area requirements

· n-bit ripple carry adder occupies 7n ag area

### Time requirements

- · Propagation delay from co to cn-1
- · signal passes through three gates in each of the n-1 stages
- delay = 3(n-1) tg
- · sum computation : 2tg time required for 3 input XOR gate
- n-bit ripple carrier takes (3n-1) ty time



- · To reduce delay, carry-lookahead & prefix adders
- · computation time increases linearly with no of gates (very slow)
- · Speed can be improved by eliminating the carry chain

Compute Carry Values Directly from ai & bi

 $c_{1} = a_{0}b_{0} + a_{0}c_{0} + b_{0}c_{0}$  $= a_{0}b_{0} + (a_{0}+b_{0})c_{0}$ 

$$c_{2} = a_{1}b_{1} + (a_{1}+b_{1})c_{1}$$
  
=  $a_{1}b_{1} + (a_{1}+b_{1})(a_{0}b_{0} + (a_{0}+b_{0})c_{0})$   
=  $a_{1}b_{1} + (a_{1}+b_{1})a_{0}b_{0} + (a_{1}+b_{1})(a_{0}+b_{0})c_{1}$ 

Let us make the following substitution to simplify

$$g_i = a_i b_i$$
  
 $P_i = a_i + b_i$ 

© vibha's notes 2020



- · g2 = Q2b2
- · if az=1 & bz=1, cz is guaranteed to be high
- .: g stands for generate
- $p_2 = Q_2 + b_2$
- if carry is generated at 2 % propagated to 3, cz is high
  if carry is generated at 1 % propagated to 2 % then 3, cz is high
- .: p stands for propagate

### Circuit Diagram

- bubbles & inverters can be ignored
  here, 1-4 & not 0-3



- · complexity increases from 1 to 4
- · From left to right, complexity increases very rapidly

Performance Estimate

- for c1, 4 gates required 4
  for c2, 10 gates total 6
  for c3, 18 gates total 8
  for c4, 28 gates total 10
- for ci, no. of gates required is 2i+ 2 greater than gates required for ci-1
- · So i(i+3) gates required from c, to c; n2+3n for c, to cn
- · Each three input XOR gate counts as 2 gates
- $S_1 \longrightarrow 2 \times OR$   $S_2 \longrightarrow 2 \times OR$   $S_3 \longrightarrow 2 \times OR$  $S_4 \longrightarrow 2 \times OR$
- n-bit carry lookahead adder would require n<sup>2</sup>+5n gates

Time Estimate

$$c_{1} = g_{0} + p_{1}c_{0}$$

$$c_{2} = g_{1} + p_{1}g_{0} + p_{1}p_{0}c_{0}$$

$$c_{3} = g_{2} + p_{2}g_{1} + p_{2}p_{1}g_{0} + p_{2}p_{1}p_{0}c_{0}$$

$$c_{4} = g_{3} + p_{3}g_{2} + p_{3}p_{2}g_{1} + p_{3}p_{2}p_{1}g_{0} + p_{3}p_{2}p_{1}p_{0}c_{0}$$

Critical path delay depends on

i) pi and gi computation

· to time required for 2-input AND/OR gate

© vibha's notes 2020

### 2) Carry computation delay

- time required for ci depends on i
  longest delay: cn-1 term

- delay for minterm Pn-2 Pn-3 ··· Poco is longest (last minterm)
  time required Flog2 (n)] tg for n-input AND gate
  delay for the OR of all minterms requires Flog2(n)] tg time

### 3) Sum computation

· 2tg time for 3-input XOR gate

### Total delay

2 [log 2(n)] tg + 3 tg

### Performance Comparison

								Area						Time								
Ripple carry					7na <sub>g</sub>						2470 (3n-1) ta											
Carry-lookahead						$(n^2 + 5n)a_g$					1	$2\lceil \log_2(n - 44) \rceil t_g + 3t_g$										
•	ti	me	in	ncr	0010	2.5	as		log	- n		whi	ch	is	m	ust	ę	ast.	er	th	an	۵

- ripple carry adder
- $\cdot$  area increases as  $n^2$  which is difficult to scale

### Hybrid Approach Solution

- split adder into a number of blocks
- · use carry lookahead technique to add bits in each block
- · blocks combined together using ripple carry technique
- 32-bit adders use <u>4-bit blocks</u>

### (MSBs)





 Better speed than ripple carry adder and better space than carry-lookahead

### Further Optimisation

- · Critical path: a, b, cin to S31
- · Therefore, c3, c7, ..., c27 need to be computed quickly save space
- · Not essential to compute so to szo quickly
- · Can use ripple carry inside each block to compute sum outputs
- · Use CLA only for c3, c7, ... c27 in each block



### Critical Path Delay

- Three parts
  - i) compute all p's and g's
  - 2) carry needs to propagate from co to c27
  - 3) compute sum S31

1) Time taken to compute various p & g values

- Compute  $p_i \notin q_i$  ( $0 \le i \le 4$ ) in each block in time tpg
- · Compute 93:0 in each block in time tpg-block computed parallelly
- 2) Time taken for carry to propagate from  $c_0$  to  $c_{27}$ 
  - · In each block, cin propagates through one AND & one OR block in time tand-or
  - · Since carry propagates in the above manner through first seven blocks, time required is 7tand-or (0,3, ... 27)

3) Time taken to compute s31

- · Once c27 is available, needs to propagate through four full adders, each of which takes time tra
- · Time required is 4t FA

Critical Path Delay

 $t_{CLA} = t_{PQ} + t_{PQ-block} + 7t_{AND-OR} + 4t_{FA}$ 

all tpg's

r at once

### Generalising

- N-bit adder using k-bit blocks
   <u>N</u> blocks each of size k used
   k

$$t_{CLA} = t_{Pg} + t_{Pg-block} + \left(\frac{N}{k} - I\right) t_{AND-OR} + K t_{FA}$$

# Parallel Prefix Adder

- · Requires less area than CLA
- · Faster than RCA

### Parallel Prefix Incrementor

- Simpler than adder
  In order to understand
- Ripple carry incrementor



### Vsing Gates







# Incrementer Carry Chain

- only carry chain
  assuming 2-input gate takes time tg and area ag
  carry chain: (n-1) ag and (n-1) tg



• Given n inputs  $i_0, i_1, i_2, \dots i_{n-1}$  and n outputs  $o_0, o_1, o_2 \dots o_{n-1}$ 

$$0_0 = i_0$$
  
 $0_1 = i_0 i_1$   
 $0_2 = i_0 i_1 i_1$ 

$$0_{n-1} = i_0 i_1 i_2 \dots i_{n-1}$$

 Each output statement computed based on inputs so far Cprefix of input sequence) called prefix problem

in-between

Parallel Prefix Computation of Incrementer Carry Chain

- 16-inputs
- 1. Assume it works for 8 inputs
  - Extend to 16 bits
  - · Solve using recursion



· In-between wire at position 8

$$O_8 = i_0 i_1 i_2 \cdots i_8$$
 (by definition)  
 $O_7 = i_0 i_1 i_2 \cdots i_7$ 

· We AND all the in-between wires with or

### 2. Assume it works for 4 inputs



### · Perform the same AND operation

### 3. Assume it works for 2 inputs



- 02= 0, iz Cby definition)
- · Perform AND operation again
- 4. Assume it works for 1 input



### 5. For 1-input, $o_0 = i_0$



- · Due to parallel computation, only 4tg time required
- O3 is not computed using 02, but it is computed with the results of i0 i1 (01) and i2 i3
- Reduces ripple dependencies (time)
- Area: 4×8 = 32 AND gates (each row has & gates)

### Generalising

- n/2 AND gates per row
- · log\_n rows

Area =  $(n/2)(log_2n)$  ag Time =  $(log_2n)$  tg

ceil for non-powers

© vibha's notes 2020



Parallel Prefix Applicability

Only works for associative functions
 a·(b·c) = (a·b)·c

4-BIT RIPPLE CARRY ADDER







# Cienerate & Propagate

$$g_i = carry$$
 generated in position i  
 $g_i = a_i b_i$   
 $p_i = carry$  propagated in position i  
 $p_i = a_i t b_i$   
 $c_{i+1} = g_i t$  pi  $c_i$   
 $g_{0:i+1} = g_i t$  pi  $g_{0:i}$   
 $p_{0:i+1} = f_i p_{0:i}$   
 $c_{i+1} = g_{0:i+1}$ 





((pigi) 🗵 (pj,gj)) 🗵 (pk,gk)





© vibha's notes 2020



# Critical Path Delay

- Computation of pi and gi : tpg
- pi:j and gi:j computation: tpg\_prefix
- · Si computation: txor

### Question 10

Compare time delay of 3d bit CLA (4-bit blocks) and 32 bit  
Ripple carry adder  

$$t_{FA} = 300 \text{ ps}$$
  $t_{2-input}=10$   
 $t_{RLA} = 300 \times 3a = 9.6 \text{ ns}$   
 $t_{CLA} = t_{Pg} + t_{Pg-block} + (\frac{N}{K}-1) t_{AND-OR} + K t_{FA}$   
 $g_{0}, p_{0} \cdots g_{3}, p_{3} \longrightarrow \text{ can be parallel}$   
 $= t_{Pg} \text{ time} = 100 \text{ ps}$   
 $t_{0} g_{0:3}, g_{4:7} \cdots ) = 6 \times a \text{-input delay}$   
 $= 6 \times 100 = 600 \text{ ps}$   
 $t_{0} t_{0} = 2 \times 100 = 200 \text{ ps}$   
 $t_{CLA} = 100 + 600 + 7 \times 200 + 4 \times 300$   
 $= 3.3 \text{ ns}$ 

© vibha's notes 2020

### Question II

Symmetric Boolean function

only combination of 1's g 0's matters, not permutation

Question 12



### Question 14

Using 2's complement representation, 8-bit

### Question 15

Using unsigned representation, 10-bit number can represent numbers from 0-1023

### Question 16

How many 2-input gates are required for constructing 2:1 MUX?

# 3 gates (3 Nand gates)